I spend more than 2 hours not understanding why my FPGA design was not working. Turn out when there is an error in pin assignment, Quartus (Intel's IDE) does not shows there is an error. Worse, it chooses silently a default pinout. Who thought this was a good idea?
2 months ago