๐Ÿ’พ Archived View for bbs.geminispace.org โ€บ u โ€บ Remy โ€บ 18923 captured on 2024-08-31 at 15:52:58. Gemini links have been rewritten to link to archived content

View Raw

More Information

โฌ…๏ธ Previous capture (2024-08-19)

๐Ÿšง View Differences

-=-=-=-=-=-=-

Comment by ๐Ÿš€ Remy

Re: "A 6502 on a $20 Tang Nano 9K"

In: s/FPGA

My friend used python to make his commodore 64 for the analog pocket

๐Ÿš€ Remy

Jul 31 ยท 4 weeks ago

5 Later Comments โ†“

๐Ÿš€ stack [OP/mod] ยท Jul 31 at 20:22:

@remy do you mean this project?

โ€” https://github.com/markus-zzz/myc64-pocket

Analogue Pocket is a cool FPGA handheld (2 FPGAs I think). I don't think there is much Python involved, however. At least I hope not, for I am not a fan of Python.

๐Ÿš€ Remy ยท Aug 01 at 14:29:

yes, this project. There is a tool that converts python to verilog and then compiles.

๐Ÿš€ stack [OP/mod] ยท Aug 01 at 16:18:

@remy I can't imagine why anyone would ever want to do that, but the world is full of strange and sometimes interesting things

๐Ÿš€ Remy ยท Aug 01 at 19:10:

It is simpler to write python than verilog for people who like python. It is possible to have a design with both verilog and python. The entire design doesn't have to be written in python

๐Ÿš€ stack [OP/mod] ยท Aug 01 at 20:50:

I know people do this, but aside from my objections to Python as an abomination of a language in general, and its lack of stability when some library 10 layers down gets updated...

Verilog is already pretty far from the hardware -- and you have to cross your fingers and hope it infers the circuitry you want... To add another layer adds yet more uncertainty about what will come out, and you would still need to know verilog to make sure your translator is not generating something similar but different from what you want.

But there is no accounting for taste or poor judgement. I am sure your friend knows what they are doing.

Original Post

๐ŸŒ’ s/FPGA

A 6502 on a $20 Tang Nano 9K โ€” Ah, after some fiddling, got a minimal 6502 system flashing an LED. Running at stock 27MHz, with 2K RAM and 2K ROM. The FPGA has 48K of block RAM and an HDMI interface, so I could build, say, a credible Apple 2, or an Atari -- the CPU consumes just over 10โ„… of resources. There is also an SD card interface and an 64mbit SDRAM, and a bunch of Flash, and an LCD interface... Not bad for $20.

๐Ÿ’ฌ stack [mod] ยท 11 comments ยท 2 likes ยท Jul 30 ยท 5 weeks ago